Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - SDRAM CONTROL

Search list

[Graph program] VGA

Description: 利用fpga控制VGA显示，很实用的，对于初学FPGA的同志，有帮助。-FPGA to control the use of VGA display, it is useful for the beginner FPGA comrades, helpful.
Platform: | Size: 438272 | Author: 杜菲 | Hits:

[VHDL-FPGA-Verilog] T4_sdram_control

Description: verilog语言 利用FPGA控制SDRAM，相信很多朋友都需要 快下载吧-control FPGA Verilog language use SDRAM, believe that many of my friends need to download it faster
Platform: | Size: 19456 | Author: 杜菲 | Hits:

[Software Engineering] FPGA_SDR_Sdram_LED

Description: 针对主控制板上存储器(SRAM) 存储的数据量小和最高频率低的情况,提出了基于SDR Sdram(同步动态RAM) 作为主存储器的LED 显示系统的研究。在实验中,使用了现场可编程门阵列( FPGA) 来实现各模块的逻辑功能。最终实现了对L ED 显示屏的控制,并且一块主控制板最大限度的控制了256 ×128 个像素点,基于相同条件,比静态内存控制的面积大了一倍,验证了动态内存核[7 ]的实用性。-For the main control board memory (SRAM) a small amount of stored data and the highest frequency of low, based on SDR Sdram (Synchronous Dynamic RAM) as the main memory of the LED display systems. In the experiment, the use of field programmable gate array (FPGA) to realize the logic function of each module. The eventual realization of L ED display control, and a master control panel to maximize the control of the 256 × 128 pixels point, based on the same conditions than the static memory control area has doubled, to verify the dynamic memory of nuclear [7 ] the practicality.
Platform: | Size: 510976 | Author: 郑宏超 | Hits:

[Other] sdramcontol

Description: SDRAM的 详细构造,工作原理,控制说明-SDRAM detailed structure, working principle, control description
Platform: | Size: 859136 | Author: li ji wei | Hits:

[SCM] MSP430F149

Description: 基于MSP430F149单片机的SDRAM控制程序设计-Based on the MSP430F149 MCU SDRAM control procedures designed
Platform: | Size: 258048 | Author: 后小东 | Hits:

[VHDL-FPGA-Verilog] an499_design_example

Description: cpld 控制 8-32M sdram 控制器 maxII epm570实现。-CPLD control 8-32M sdram controller maxII epm570 realize.
Platform: | Size: 433152 | Author: 王可见 | Hits:

[VHDL-FPGA-Verilog] an499_CN

Description: cpld 控制 8-32M sdram 控制器 maxII epm570实现。 pdf 的说明文件-CPLD control 8-32M sdram controller maxII epm570 realize. pdf documentation
Platform: | Size: 192512 | Author: 王可见 | Hits:

[Windows Develop] Sun86

Description: SDRAM仿真文件，主要用于测试SDRAM的控制程序是否正确。-SDRAM simulation files, mainly used for testing control procedures SDRAM is correct.
Platform: | Size: 1078272 | Author: weigaozu | Hits:

[VHDL-FPGA-Verilog] sdram_design

Description: SDRAM存取控制器设计书，包含标准的SDRAM读写控制功能，和自动刷新功能。对VHDL设计初学者很有帮助。密码MMCTEAM。-SDRAM access controller design books, contain standard SDRAM read and write control functions, and auto refresh function. VHDL design helpful for beginners. Password MMCTEAM.
Platform: | Size: 243712 | Author: John | Hits:

[FlashMX] SDRAM

Description: 典型实例13SDRAM读写控制的实现与Modelsim仿真-Typical examples of implementation 13SDRAM read and write control simulation with the ModelSim
Platform: | Size: 367616 | Author: 应 | Hits:

[VHDL-FPGA-Verilog] hssdrc_latest.tar

Description: HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP core is licensed under MIT License
Platform: | Size: 424960 | Author: Arun | Hits:

[SCM] upload_code

Description: 每个代码见压缩包内文件名，分别为使用单片机控制AD9627的代码，已在硬件电路实现；基于FPGA的DDR SDRAM控制源代码，将文件夹内文件加入同一工程即可；以及三份FPGA内部学习资料。 C代码开发环境为KeilC，verilog代码开发环境为Quartus。 -See each code within the compressed package file name, respectively, for the use of the AD9627 single-chip control of code, has been in the hardware circuit FPGA-based DDR SDRAM control source code, will be adding a document folder to the same project and three FPGA internal learning materials. C code development environment for KeilC, verilog code development environment for the Quartus.
Platform: | Size: 1746944 | Author: 姜琰俊 | Hits:

[VHDL-FPGA-Verilog] SDRAM_VerilogCode

Description: 基于FPGA的SDRAM控制器Verilog代码，开发环境为Quartus6.1，控制SDRAM实现对同一片地址先写后读。-FPGA-based SDRAM controller Verilog code, development environment for Quartus6.1, control of SDRAM to achieve the same address one after the first time to write.
Platform: | Size: 26624 | Author: 姜琰俊 | Hits:

[VHDL-FPGA-Verilog] sdramvhdl

Description: SDRAM存储器芯片，FPGA的接口控制，VHDL语言编写-SDRAM memory chips, FPGA interface control, VHDL language
Platform: | Size: 776192 | Author: wang | Hits:

[VHDL-FPGA-Verilog] sdramcontroller

Description: 最完整的SDRAM控制IP核，包括源代码，仿真文件，以及IP核描述文件，包你用得上-SDRAM control of the most complete IP core, including source code, simulation, as well as IP core description files, it can be helpful
Platform: | Size: 2394112 | Author: 文武 | Hits:

[VHDL-FPGA-Verilog] mem_ctrl_latest.tar

Description: 存储器控制FPGA程序，包括ram，fifo，sdram，flash等。-FPGA memory control processes, including ram, fifo, sdram, flash and so on.
Platform: | Size: 331776 | Author: zhangsan | Hits:

[VHDL-FPGA-Verilog] DE2_70_D5M_LTM_NIOS_capture

Description: 本文提供一個CMOS Controller，讓Nios II可以藉由CMOS Controller控制CMOS，並能讀出CMOS放在SDRAM中的影像。运行在DE2-70平台上-This article provides a CMOS Controller, so that Nios II can take advantage of CMOS Controller control CMOS, and allowed to deliver on the SDRAM in the CMOS image. Run on DE2-70 platform
Platform: | Size: 1633280 | Author: 彭天 | Hits:

[Other] my_K4S641632K_4_1M_16

Description: 于对Tk提供的控件及其众多的属性不熟悉，边用边学边查书既不系统又费力；二来是由于没有下功夫学习、参考现成的例子（深入地学习一个由经验丰富的开发人员创建的Tcl程序，可以起到事半功倍的效果，获得许多宝贵的编-sdram control for K4S641632K_4 , can be used for Image processing , it is just a simple one which can be just used for test and study. let us day day up, good good study
Platform: | Size: 5106688 | Author: wang | Hits:

[VHDL-FPGA-Verilog] EP2C8Q208SDRAM

Description: NIOS系统设计的SDRAM控制程序-NIOS system design SDRAM control procedures. . .
Platform: | Size: 2057216 | Author: wang wen tao | Hits:

[Embeded Linux] 9263SDRAM

Description: 9263的SDRAM 控制程序实例，官网的-9263 of the SDRAM control program instance
Platform: | Size: 485376 | Author: zhangj | Hits:
« 1 2 3 45 6 7 8 9 10 »

CodeBus www.codebus.net